Abstract
Introduction
Two recent networks may point to the beginning of two trends in networking for high performance computing (HPC) clusters. The first is an encouraging trend: the lever- * Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States Department of Energy's National Nuclear Security Administration under contract DE-AC04-94AL85000.
aging of commodity technology while providing some hardware innovation to deliver more performance than commodity parts. The InfiniPath network adapter from PathScale, Inc., and the RapidArray fabric in the Cray XD1 both leverage a commodity network while customizing the network interface to provide additional performance for HPC. Both networks connect to the host through the HyperTransport standard interface and both networks forego the weight of a traditional IB Verbs API to provide a lighter-weight interface for MPI. This leveraging of commodity technologies while providing selective innovation reduces both the cost and time-to-market for a high performance interconnect.
The PathScale network also lays the foundation for a more contrarian trend: the movement of processing from the network interface to the host. Past research has indicated that there are significant advantages of network interface-based processing (offload [18] and independent progress [8, 7] ). Recent trends in high performance networking [23, 20, 2, 5] have confirmed the perceived importance of these features; however, even with an opportunity to customize at both the hardware and API levels, the InfiniPath network interface has chosen to put the processing burden on the host processor(s).
This paper provides an initial comparison between the XD1 and InfiniPath networks and solutions at both ends of the spectrum: purely commodity InfiniBand (IB) and fully custom Quadrics Elan-4. One would expect commodity networks, such as baseline IB, to focus on priorities other than achieving the level of performance that is typically expected from an HPC cluster interconnect; thus, it would not be expected that they would perform as well as networks targeted to the HPC market. Similarly, initial expectations would be that a custom network that has matured over multiple generations, such as Elan-4, would have a significant advantage over networks based on commodity switches.
The results, however, are somewhat surprising. As expected, all three of the networks with custom network in-terfaces outperformed baseline IB by a factor of three in latency and an order of magnitude in MPI message rate; however, baseline IB held a noticeable advantage in some collectives at larger message sizes. Another surprise was that, despite being a fully custom network, Elan-4 has neither a latency or a bandwidth advantage. Indeed, it was at a significant disadvantage for message rate for small MPI messages. Elan-4 has numerous advantages over InfiniPath and XD1, including messaging offload and true independent progress, and was available earlier than the XD1 or InfiniPath interconnects. Elan-4 also has a particular handicap from using an older bus (PCI-X), but the results do give reason to pause and consider how much customization is needed and how much work should be handled on the NIC.
The following section provides an overview of the features of the PathScale and XD1 network interfaces. Section 3 presents an overview of the evaluation platforms and describes the benchmarks used in our analysis. Performance results are analyzed in Section 4, and the important conclusions of this study are stated in Section 6. Relevant related research is summarized in Section 5, and Section 7 describes our plans for work related to this study.
Background
In a previous work [4] , we performed an analysis of Quadrics Elan-4 and InfiniBand with respect to various features that they provide as well as their performance. We continue the theme of that paper by extending the analysis and comparison to include the InfiniPath and Cray XD1 adapters.
Capabilities
Few details about the inner workings of the InfiniPath network interface have been published [11] , but PathScale has several whitepapers [22] that describe their general philosophy and approach. The main philosophical message that differentiates this network is that functionality typically performed by the network interface has been relegated to the host processor(s). The reasoning for this approach is that the speed of protocol processing on the host is much greater than on the network interface. Another differentiating factor is that there are no transmit DMA engines on the network interface. The host processor must move data from host memory to memory on the network interface. Indeed, the bulk of the area on the network interface is high-speed memory. In order to initiate a transfer, memory on the network interface is mapped into a user-level process, which simply writes directly to those memory locations. As soon as the network interface recognizes that data is being written to NIC memory, it can begin streaming data out to the network. On the receive side, the network interface writes messages up into host memory directly and records where incoming messages have been written in a circular event queue. The destination address for an incoming message can either be explicit in the message or anonymous. In the latter case, the message is simply written into a circular buffer of incoming messages. The host is responsible for recognizing errors in incoming messages and for performing the necessary reliability and flow control functions to insure the incoming data is valid.
Even less is publicly known about the XD1 network interface, called the RapidArray interconnect (RAI). According the data sheet on the RAI from Cray [9] , the network interface has processors that offload and accelerate core network functions to unburden the host processor(s) and allow for overlap of computation and communication. It is unknown how much the RAI processors differ from the ASICs used on traditional IB network cards. For small message transfers, the MPI implementation clearly performs a memory copy type of operation. For long messages, however, the RAI appears to have a transmit DMA engine, unlike the InfiniPath interface.
Programming Interface
InfiniPath and RAI both support remote DMA operations. Unlike InfiniBand and Quadrics, there is no programming interface for InfiniPath. The user application simply accesses memory locations that have been mapped into its address space in order to transfer data. This approach is much less complex. PathScale supports the OpenIB [21] programming interface, which enables porting of IB applications, but it is expected that applications requiring the highest performance, like MPI, will continue to access the network interface directly.
The programming interface for the RAI appears to be very similar to the standard IB programming interfaces, such as VAPI [19] and uDAPL [10] . Unlike many other modern networks [23, 20, 6] , neither network provides an API or hardware support for offloading more complex operations, such as MPI tag matching.
Connections
Like traditional IB, the RAI is connection-oriented, requiring an explicit connection establishment phase before data transfer can begin. InfiniPath, however, is connectionless. Traditional IB adapters not only require an explicit connection, but they also require that some application memory be committed to a connection in order to transfer data. In order to support a fully connected model like MPI, this can lead to an extremely large amount of memory. Initial measurements on the Thunderbird cluster at Sandia, which is a 4096-node (8192 processor) IB cluster, indicate that more than 1 GB of memory per node needs to be committed to a single job that spans that entire machine.
Memory Registration
Another important way in which InfiniPath differs from traditional network interfaces, and the RAI, is that it does not require memory used for data transmits to be registered, or pinned, with the network interface. Traditional network interfaces that use DMA engines to transmit data must insure that the host memory being accessed is resident in physical memory and must have a coherent mapping from virtual memory to physical memory. On the receive side, however, zero-copy techniques are used that still require registered memory. Standard IB interfaces and the RAI programming interface provide explicit memory registration operations that allow the operating system to insure memory pages used for transfers are resident and to update the interfaces virtual-to-physical mappings. These are required on both the send and receive sides. In contrast, the Quadrics network interface has an on-board memory management unit that functions much like an additional coherent processor. The network interface works with the operating system to insure that pages are resident and appropriately mapped without any explicit involvement of the application. Because the InfiniPath interface does not use DMA engines, but rather accesses interface memory via programmed I/O, there is no need to explicitly validate and map memory for transmits.
Progress, Offload, and Overlap
Our previous analysis of IB and Quadrics included a discussion of three important MPI implementation characteristics. The first of these is independent progress, which allows the transfer of data, once enabled, to complete without the application making explicit calls to MPI. Implementations of MPI for IB do not support independent progress for long messages, while Quadrics does. Neither InfiniPath nor the RAI support independent progress, since the MPI posted receive queue is kept in user-space.
A second desirable characteristic of MPI is to support offloading of some MPI functionality, such as MPI tag matching, to the network interface. Obviously the design philosophy of the InfiniPath adapter is such that it supports no offload capability whatsoever. As mentioned above, the RAI does not support any sophisticated offload functionality either. In contrast, the Quadrics Elan-4 interconnect supports full offload of MPI matching (as do other interfaces such as Myricom's MX interface [20] and the Portals interface on the Cray XT3 [6] ).
Lastly, the ability to overlap communication with computation is also a desirable quality for an MPI implementation. Again, the approach of InfiniPath, where the host processor is responsible for moving all data, limits the amount of overlap that can be achieved. Because the host side of the interface is faster than the network side, for relatively small network transfers, the host can complete its work (copying data to the network interface) before the network has transferred all of the data. This only allows a very small amount of overlap. The RAI does support overlap via its native programming interface. However, like all RDMA interfaces, overlap for MPI is severely hampered for long messages, because code in the MPI library at the receiver must be invoked before the final destination of the data can be determined. On traditional IB, InfiniPath and RAI implementations, this requires the application to participate by entering the MPI library at least once after the communication has been enabled in order for the data to move. Table 1 shows the specifications for each of the machines used in our evaluation. The Emerald cluster is a 144-node test machine administered by AMD. The Cray XD1 platform is administered by Oak Ridge National Laboratory.
Platforms and Benchmarks
We chose several different micro-benchmarks and one application for our evaluation. We used several point-topoint and collective micro-benchmarks from the Pallas MPI benchmark suite [1] version 2.2.1, as well as a streaming bandwidth micro-benchmark to compare raw interconnect performance. The streaming bandwidth test initiates several send operations in sequence and then waits for a single response message to return when all messages have arrived at the receiver. The results used in our analysis are from initiating 160 send operations in sequence. The streaming bandwidth results can also be converted to an MPI message rate by dividing the data rate by the message size.
We used the polling method in the COMB [14] benchmark suite to measure CPU availability. This method uses a ping-pong communication strategy with messages flowing in both directions. Each process polls waiting for messages to arrive and propogates replacement messages. After a predetermined amount of computation, bandwidth and CPU availability are computed. The polling interval can be adjusted to demonstrate the tradeoff between bandwidth and CPU availability.
We used the LAMMPS [24] molecular dynamics simulation code as our application benchmark. This is one of the few Sandia applications that is not subject to export control restrictions and can be easily evaluated on non-Sandia systems. Two implementations of LAMMPS exist -one written in Fortran90 and one written in C++. For our analysis, we chose two different problem sets for LAMMPS. We chose the "Stouch" and "LJ" problem sets because they provide a good balance of computation and communication 
Results
The traditional first point of comparison for network evaluation has been ping-pong latency and bandwidth. Figure 1 compares the ping-pong latency for the four networks being evaluated. For all practical purposes, Quadrics Elan-4, PathScale's InfiniPath, and Cray's XD1 deliver identical short message latencies. The slight apparent advantages for InfiniPath can be contributed almost exclusively to the faster processors used in that system. However, the difference between the baseline IB results and the two custom network interfaces using the same switch fabric highlight the gains to be had by customizing both the network interface and the API layer.
Moving to the ping-pong bandwidth results in Figure 2 shows a similar picture with the custom network interfaces having a significantly faster bandwidth ramp versus message size. The Cray XD1 (the first network delivering an integrated dual-rail IB solution) shows a significant advan- tage over the other networks as its peak bandwidth reaches 1.3 GB/s, which is over 35% better than the other systems. This advantage is actually limited by the speed of the HyperTransport (HT) interface on the FPGAs used for the XD1 network, which have a peak unidirectional bandwidth of 1.6 GB/s. Another notable feature of the graph in Figure 2 is the relative smoothness of the Elan-4 performance. The Elan-4 stack has been in production significantly longer than the other networks; thus, it has a somewhat better tuned software stack. In each of the networks, we can see clear protocol switches as hitches in the graph. These are more severe for both the XD1 and InfiniPath networks.
The bi-directional bandwidth results in Figure 3 highlight the advantages of a modern interface between the NIC and the host processor. Elan-4 is clearly limited by the PCI-X bus it uses. The XD1 is clearly the winner in total bandwidth with a peak over 2 GB/s. This illustrates both the advantages of having two IB links and the disadvantages of using the slower HT interface provided by an FPGA. Interestingly, both InfiniPath and the XD1 appear to have protocol switches that create a dip in the bi-directional bandwidth. For the XD1, this is likely to be a switch from an The other Pallas benchmarks were run at 32 nodes. The Pallas exchange benchmark yielded somewhat surprising results. While the curves for XD1, generic IB, and Elan-4 all follow the trends expected, InfiniPath suffers from significantly lower performance at larger message sizes. This could be caused by an interplay between the demands on the processor and the use of non-blocking sends in the Exchange benchmark; however, discussions with Pathscale suggest that it is simply a software bug.
Broadcast, Allreduce, and Alltoall performance (Figures 5, 6 , and 7) behave generally as expected. The only notable exceptions are that Elan-4 has a noticeably steeper curve for Allreduce and the XD1 has a steeper slope for Alltoall. This differs from the earlier results at 16 nodes (on potentially older software) that implied that baseline IB The final network micro-benchmark examines the rate at which the network can pass MPI messages. The traditional metric of this is "streaming bandwidth" as shown in Figure 8 . InfiniPath has a somewhat higher message rate than any of the other networks as seen both in the bandwidth and the message rate ( Figure 9 ). Here, message rate was obtained by dividing the streaming bandwidth by the message size. The Elan-4 and XD1 networks outperform the generic IB network by a wide margin, but still lose to the InfiniPath adapter by over a factor of 2. In fairness, however, the Elan-4 network interface predates the higher speed, lower latency HyperTransport and PCI-Express interfaces. Thus, it may improve significantly when it moves to a newer interface. The XD1 data represents a significant drop in throughput from earlier measurements on a platform with a slower processor.
In stark contrast to the InfiniPath and XD1 networks, all of the match processing and progress engine lie on the Elan-4 NIC. The use of an embedded processor for such things as MPI match processing may be a significant contributor to the slightly slower message rate on the Elan-4 relative to InfiniPath. That difference, however, brings unique capabilities to Elan-4 (offload and independent progress) that InfiniPath and XD1 cannot match. Figure 10 shows CPU availability results for 100 KB messages using the polling method of the COMB benchmark suite. This graph clearly shows the benefit of offloading a significant amount of processing to the network interface. The Elan-4 system is able to provide nearly all of the available host processor cycles to computation. The Cray XD1 and IB systems are also able to leave a large percentage of cycles available for computation, since they are able to leverage DMA engines on the network interface for moving data to and from the network. The impact of using host processor cycles to move data is clearly evident for the InfiniPath system, which initially uses nearly half of its available cycles for network processing. Figure 11 presents scaling efficiency data from some preliminary runs of the LAMMPS molecular dynamics application out to 128 nodes using both one process per node (1ppn) and two processes per node (2ppn) with a scaledsize problem. The three platforms tested all scale reasonably well. For the 1ppn Fortran90 version of the code, the baseline IB system and the Elan-4 system scale slightly better than the InfiniPath system, which begins to decline at eight nodes. For the runs, the efficiency of the three systems is very similar, with the efficiency of the baseline IB system being slightly less than the other two systems. 
Related Work
As new networks are become available, it has been common for independent parties to benchmark them for the community. This usually begins with microbenchmarks and some preliminary application analysis. Examples of such work include a comparison of InfiniBand, Myrinet, and Quadrics Elan-3 platforms at the lowest level API [16] and at the MPI level [15] . Similar work has been performed for the Elan-4 [4] and Cray XT3 networks [6, 3, 5] . While an early evaluation of the Cray XD1 has been presented [12] , this paper broadens the set of network specific benchmarks evaluated and adds the important context of other high performance cluster interconnects. In addition, this paper adds an evaluation of the PathScale InfiniPath network, which, to our knowledge, has not been presented before.
Conclusion
While the software stacks have room to mature, both the InfiniPath and the XD1 interconnects demonstrate remarkably good performance. Both networks succeed in delivering comparable latency to a fully custom interconnect and dramatically better latency than the pure commodity interface. These networks are also able to deliver significantly better message rates than the Elan4 network and an order of magnitude better message rates than traditional InfiniBand. They achieve this by adding innovation to the network interface while relying on commodity components to provide network level signaling and switching. In the process of developing a new NIC and new API, both the InfiniPath and XD1 interconnects made an unusual choice to push functionality back to the host. The InfiniPath interconnect even goes to the extreme of eliminating transmit DMA functionality and replacing it with host processing. With all of network research trending toward more functionality on the NIC, it is questionable whether this is the right choice; however, many microbenchmarks certainly indicate that this is a win.
Future Work
Microbenchmarks are only part of the overall picture. Application performance and scalability have been shown to be affected by factors such as offload and independent progress, which neither of these new networks can provide.
Future work will focus on evaluating a broader group of applications to understand whether factors the much better message rates available with InfiniPath and XD1 can compensate for the lack of features provided by traditional high performance network interfaces.
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